2.5D ICs are more than a stepping stone to 3D ICs
Mike Santarini, Xilinx
EETimes (3/27/2012 2:04 PM EDT)
With Xilinx releasing last year the first commercially available 28nm, 2.5D Stacked Silicon Interconnect (SSI) device (the Virtex-7 2000T FPGA) followed by TSMC announcing full manufacturing and assembly support for 2.5D and 3D IC designs, the rest of the IC industry is starting to rev up efforts to make 2.5D and eventually 3D IC technology a mainstream reality.
2.5D has marked advantages of capacity, performance, system space and overall system power consumption over traditional single die implementations—3D promises to have even more. As a refresher, 2.5D, as implemented by Xilinx in the Virtex-7 2000T device, places several die (what Xilinx calls “slices”) side-by-side on a passive silicon interposer. Meanwhile, the industry envisions 3D ICs will stack two or more die (active-on-active) on top of each other and allow companies to achieve new levels of system integration by stacking the chips normally in a PCB in one or just a few devices (Figure 1).
The vision of a 3D IC is truly promising, but some industry watchers believe the 2.5D market is perhaps being too easily dismissed as a stepping stone to true 3D design. 2.5D has the distinct advantage of being already here today for some companies--and leveraging it takes only minor adjustments to current design flows and seemingly the manufacturing chain.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- USB Full Speed Transceiver
Related White Papers
- Fully Depleted Silicon on Insulator devices
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
- Retargeting IP -> Silicon prototyping verifies IP functions
- Retargeting IP -> Design system compiles silicon straight from C code
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models