Video and image processing design using FPGAs
January 12, 2007 -- videsignline.com
FPGAs eliminate the up-front non-recurring engineering costs and minimum order quantities associated with ASICs, and the costly risks of multiple silicon iterations through the capability to be reprogrammed as needed during the design process.
Innovations such as HDTV and digital cinema revolve around video and image processing and the rapid evolution of video technology. Major advances in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind these technological innovations. At the same time, rapid change in standards and higher resolutions are pushing designers away from off-the-shelf technology.
Resolutions in particular have increased dramatically in just the last few years. The following table illustrates current state-of-the-art resolutions in different end types of applications.
Table 1: Resolutions by Application Types
The move from standard definition (SD) to high definition (HD) represents a 6X increase in data needing to be processed. Video surveillance is also moving from the Common Intermediate Format (CIF) (352 x 288) to the D1 format (704 x 576) as a standard requirement, with some industrial cameras even moving to HD at 1280 x 720. Military surveillance, medical imaging, and machine vision applications are also moving to very high resolution images.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Video and image processing design using FPGAs
- Implementing digital processing for automotive radar using SoC FPGAs
- Designing low-power video image stabilization IP for FPGAs