Video and image processing design using FPGAs
By Brian J. Jent, Altera Corp.
Courtesy of Video/Imaging DesignLine (07/07/2006 0:40 AM EDT)
New trends in video and image processing are forcing developers to re-examine the design architectures they have used previously when considering the numerous tradeoffs of using different architectures that are key to the decision process.
Consumer demand and exciting innovations, such as HDTV and digital cinema, revolve around video and image processing and the rapid evolution of the technology. Major advancements in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind these technological innovations. At the same time, rapid change in standards and higher resolutions are pushing designers away from off-the-shelf technology.
Resolutions in particular have increased dramatically in just the last few years. The following table illustrates current state-of-the-art resolutions in different end types of applications.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Video and image processing design using FPGAs
- Implementing digital processing for automotive radar using SoC FPGAs
- Designing low-power video image stabilization IP for FPGAs
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core