USB Power Delivery 2.0 Enables Power Distribution Flexibility
Paul Pickering -August 29, 2015
EDN
Traditionally, the amount of power available from a USB port has been limited – USB 2.0 provides only a single 5V power wire with a maximum of 500mA.
That isn't enough for laptops and Hard Disk Drives (HDDs), but it's sufficient for many smaller devices; USB has become the sole source of external power for cell phones, MP3 players, and similar products, which charge their batteries from other USB ports on laptops, vehicles, or even wall sockets. There are also peripherals such as solid state drives, and "dumb" devices such as LED lamps, that run solely from USB power with no internal batteries.
The latest USB 3.1 specification increases the current capability to 900mA if legacy Type-A connectors are used. If the new Type-C connector - which has four power/ground pairs - is employed with USB 3.x, the current rating can be as high as 3A, but still at only 5V.
Impressive, but no threat to the supremacy of the wall wart. With the arrival of the USB Power Delivery Specification (USB PD), though, USB is evolving from a data interface capable of supplying limited power to a primary provider of power with a data interface.
To read the full article, click here
Related Semiconductor IP
- USB Power Delivery 3.1 Physical Layer
- Complete USB Type-C Power Delivery IP
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP
- USB Type-C and Power Delivery Verification IP
- USB 4.0 - Enables fast data transfer, efficient power delivery, and connectivity
Related White Papers
- Power Tips: USB Power Delivery for Automotive Systems
- USB Type-C and power delivery 101 - Ports and connections
- USB Type-C and power delivery 101 - Power delivery protocol
- Effective Optimization of Power Management Architectures through Four standard "Interfaces for the Distribution of Power"
Latest White Papers
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor