Structural netlist efficiently verifies analog IP
Naveen Srivastava , Rohit Ranjan & Amit Bathla (Freescale)
EDN (June 04, 2015)
One of the major issues faced in the verification of analog or AMS IP in the SOC environment is the behavioral model’s limitations. Since behavioral models are not perfectly able to replicate analog behavior in a verification environment, many critical bugs are left uncovered.
We will be focusing on this problem, and will discuss how to achieve more accurate analog behavior by using a structural netlist instead of a behavioral model to reduce the number of silicon defects and the verification cycle time.
SPICE model netlist conversion to structural netlist
This approach talks about using methodologies which directly convert transistor level SPICE model into Structural netlist. The principle of these methodologies is to work by isolating Analog circuits from logic and automatically recognizing the latch and flip-flop structures. The design is partitioned into cells, and an automatic algorithm on pattern based function extraction is run. The output is a structural netlist which is used in place of behavioral model for verification purpose. The structural netlist so obtained is pretty much close to actual analog SPICE model.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Scalable Architectures for Analog IP on Advanced Process Nodes
- Analog IP verification guidelines
- The common silicon issues in analog IP integration
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core