Pragmatic Adoption of Formal Analysis
Anders Nordstrom, Cadence Design Systems, Inc.
(03/29/2007 9:10 AM EDT), EE Times
(03/29/2007 9:10 AM EDT), EE Times
Introduction
Verification of today's system-on-chip (SoC) designs is a hard problem that keeps getting harder. Design size and complexity continually increase, while the market demands ever-tighter development schedules. Multiple approaches such as directed and coverage-driven random simulations, assertion-based verification, and formal analysis are needed to most effectively verify a chip. This article focuses specifically on the technique of formal analysis and discusses how to adopt it efficiently on SoC projects.
Related Semiconductor IP
- High Speed Ethernet 10G to 100G TSN-MAC
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
Related White Papers
- Getting the most out of formal analysis
- Formal Verification IPs: the corner stone for a broader adoption of Formal Verification
- A Formal Methods-based verification approach to medical device software analysis
- Case Study: Can you afford to ignore formal analysis?
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference