Introduction to the Philips’ LPC 2100 ARM 7-based microcontroller – the first standard microcontroller to integrate ARM-7 – and the first to use Philips’ new Memory Acceleration Module
Trevor martin gives a developer’s view of Philips’ LPC 2100 ARM 7-based microcontroller – the first standard microcontroller to integrate ARM-7 – and the first to use Philips’ new Memory Acceleration Module.
Since its inception the ARM7 core has primarily been available as an IP core for incorporation into custom System on chip designs. With the launch of the LPC2106 the first member of the LPC2100 family Philips has introduced a standard chip featuring the 32-bit ARM7 processor on chip FLASH and SRAM with a range of general purpose peripherals in low pin count packages. However this on it own does not necessarily make a successful microcontroller, as always the devil is in the detail and this article will look at some of the key features of the LPC2100 family that help to successfully integrate the ARM7 CPU into a standard microcontroller architecture.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- FPGAs - The Logical Solution to the Microcontroller Shortage
- The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience