Formal property verification: A tale of two methods
David Vincenzoni, STMicroelectronics
EDN (January 15, 2018)
The Formal Property Verification (FPV) methodology often gets used in the last step of verification flow, after much time spent building a complex random constrained UVM (Universal Verification Methodology) environment where some corner cases are still not covered.
Other times, FPV is used when a silicon bug is found that was not raised during the dynamic verification phase.
In a wisely applied verification flow, FPV should be used in the first phase, as soon as the RTL (Register Transfer Logic) code is available.
Here we look at two examples of verification flow:
- A digital block verified through a UVM test bench
- Then, first verified using FPV flow.
To read the full article, click here
Related Semiconductor IP
Related Articles
- Don't over-constrain in formal property verification (FPV) flows
- How formal verification saves time in digital IP design
- Formal Verification Has It Covered!
- Formal Property Checking for IP - A Case Study
Latest Articles
- Toki: Profiling HBM Performance on FPGA Systems with RISC-V Soft Cores and PCIe Host DMA Traffic
- VSpector: Specification-Driven Bug Detection for RISC-V CPUs
- Demystifying Gate-Level Localization of RTL Trojans
- Can Agents Design Better Chips with a Higher Level Abstraction?
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity