Formal property verification: A tale of two methods
David Vincenzoni, STMicroelectronics
EDN (January 15, 2018)
The Formal Property Verification (FPV) methodology often gets used in the last step of verification flow, after much time spent building a complex random constrained UVM (Universal Verification Methodology) environment where some corner cases are still not covered.
Other times, FPV is used when a silicon bug is found that was not raised during the dynamic verification phase.
In a wisely applied verification flow, FPV should be used in the first phase, as soon as the RTL (Register Transfer Logic) code is available.
Here we look at two examples of verification flow:
- A digital block verified through a UVM test bench
- Then, first verified using FPV flow.
To read the full article, click here
Related Semiconductor IP
- AXI Interconnect
- AP Memory UHS PSRAM Controller
- Winbond HyperRAM Controller
- RapidIO Verification IP (VIP)
- Bluetooth 5.3 Dual Mode PHY IP
Related White Papers
- Don't over-constrain in formal property verification (FPV) flows
- Formal, simulation, and AMBA verification IP combine to verify configurable powerline networking SoC
- How formal verification saves time in digital IP design
- Formal Verification Has It Covered!
Latest White Papers
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- CRAFT: Characterizing and Root-Causing Fault Injection Threats at Pre-Silicon
- How AI is changing the game for high-performance SoC designs