Formal Verification Has It Covered!
Dave Kelf, OneSpin Solutions
EETimes (7/14/2017 02:41 PM EDT)
Reducing the risk of malfunctions that could ultimately lead to the physical harm of road users is a huge challenge. That's why many of the auto makers turn to formal verification.
The automotive industry is undergoing a period of rapid and disruptive transformations. Apparently, self-driving cars will be ready for urban ride-sharing fleets and equipped with no steering wheel or pedals by 2021. Vehicle-to-everything connectivity, autonomous driving, a new generation of human-machine interfaces and new industry players will bring a level of unprecedented creativity and innovation.
Innovation brings on new challenges. Chip verification design engineers of automotive and other mission-critical applications are facing two fresh challenges –– safety and security. The New York Times recently reported that security experts are in high demand with automobile manufacturers to help tackle cybersecurity threats. Security experts have it covered!
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Formal verification: where to use it and why
- Viewpoint: Formal verification with constraints - It doesn't have to be like tightrope walking
- Formal, simulation, and AMBA verification IP combine to verify configurable powerline networking SoC
- How formal verification saves time in digital IP design
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design