Embedded FPGA: Changing the Way Chips Are Designed
Learn how embedded FPGAs work and what advantages they offer.
Geoff Tate, Flex Logix
allaboutcircuits.com (January 4, 2017)
One of the most critical problems chip designers face today is having to reconfigure RTL at any point in the design process, even in-system. Unfortunately, chip designers have no way of knowing if they will have to do this until it is too late. Any changes at that point end up costing millions of dollars and delaying projects by months.
With embedded FPGA, this problem goes away. Chip designers can finally go into a project knowing they have the flexibility to change RTL at any time during the project, something that has never been possible before.
Because embedded FPGA is a new technology, we will first highlight how it differs from standard FPGAs, which have been around for decades. Basically, an embedded FPGA is an IP block that allows a complete FPGA to be incorporated into an SoC or any kind of integrated circuit. Just as RAM, SERDES, PLL, and processors transitioned from standalone chips to routine IP blocks, FPGA is now also an IP block.
To read the full article, click here
Related Semiconductor IP
- eFPGA
- eFPGA on GlobalFoundries GF12LP
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related White Papers
- Make SoCs flexible with embedded FPGA
- Accelerating Architecture Exploration for FPGA Selection and System Design
- How to get more performance in 65 nm FPGA designs
- How to maximize FPGA performance
Latest White Papers
- cMPI: Using CXL Memory Sharing for MPI One-Sided and Two-Sided Inter-Node Communications
- From Principles to Practice: A Systematic Study of LLM Serving on Multi-core NPUs
- Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
- Runtime Energy Monitoring for RISC-V Soft-Cores