Custom Corner Characterization for Optimal ASIC/SoC Designs
Naveen Narang & Venkata Krishna, Open-Silicon
EETimes (5/25/2016 05:50 PM EDT)
Today's characterization tools offer a very good solution for extracting the best performance out of an ASIC/SoC for any specified PVT operating conditions.
A typical corner (TT) is no longer typical for most applications in today's world. For that matter, standard PVT Corners (FF/TT/SS), generally, do not represent the exact environmental conditions in which an ASIC/SoC will be functioning. This means the voltage may not be a nominal Vdd in a typical case or Vdd±10% in an extreme case; and the temperature may not be 25C in a typical case or 125C/-40C in extreme cases. Also, in today's market, every µW of power saved, and nS of delay avoided, makes a significant difference in a product's performance and cost. Therefore, it is important to know how a system behaves under real-time PVT conditions. One needs to characterize foundation IPs at these special (custom) corners to avoid overdesign and achieve optimal product for best power and performance.
When estimating the power and timing numbers of an IP at a custom corner (e.g., @95C and Vdd+3%), it is not easy to derive values from regular SS, TT, and FF characteristics as these may not support linear extrapolations. Even small errors in calculation can be very risky. One approach is to use characterization tools (e.g., Silicon Smart from Synopsys) that can easily characterize foundation IPs to estimate power and performance of an SoC at any custom corner with substantial accuracy using reference ".lib" files.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Optimal OTP for Advanced Node and Emerging Applications
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- How AI is changing the game for high-performance SoC designs
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core