Automated video algorithm implementation
By Andres Takach, Chief Scientist, Mentor Graphics
Jun 2 2006 (0:33 AM), Courtesy of Video/Imaging DesignLine
The algorithms used in video applications are increasingly more sophisticated. The continuous evolution of standards and the highly competitive nature of the industry are challenging design teams to find more efficient flows for implementing video hardware. Traditional design flows require developing the micro architecture, coding the RTL, and verifying the generated RTL against the original functional C or MATLAB specification.
This article presents an overview of a C-based design flow that enables designers to generate high-quality hardware for video algorithms. Algorithmic C synthesis is used to generate optimized RTL from algorithmic specification written in pure ANSI C++. A wide range of micro-architectures for ASIC and FPGA target technologies can be generated from the same source by interactively setting directives during synthesis. The synthesis flow also generates the necessary wrappers so that the original C++ testbench may be used to verify the generated RTL.
A video line filter example is used to illustrate techniques that are useful for coding video algorithms to produce high-performance hardware using C-based design.
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related White Papers
- Automated Implementation Flows based on IP-level constraints and synthesis intent in XML
- Broadcast video infrastructure implementation using FPGAs
- Implementation of the AES algorithm on Deeply Pipelined DSP/RISC Processor
- Distributed Video Coding (DVC): Challenges in Implementation and Practical Usage
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core