Agile Verification for SoC Design
By Paul Cunningham, Cadence Design Systems
EETimes (June 3, 2021)
As agile methods are established to improve productivity and quality, interest is growing in hardware design.
Still, success in the hardware domain is generally perceived to have been limited. Reality is probably somewhat better than perception as some agility trends in hardware are not explicitly labeled as such.
For example, we see increasing efforts to decouple IP-level design and verification from SoC-level design and verification. In that case, each IP team runs asynchronously from SoC projects that operate on a “train model,” picking up whatever version of the IPs ready at the time an SoC design leaves the station.
While not branded as agile, this approach does align with an agile philosophy.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related White Papers
- Early Interactive Short Isolation for Faster SoC Verification
- The SoC design: What’s next for NoCs?
- Reduce SoC verification time through reuse in pre-silicon validation
- Simplifying SoC Verification by communicating between HVL Env and processor