A consumer reports methodology for IP
Piyush Sancheti, Atrenta
EETimes (5/7/2013 10:54 AM EDT)
As an SoC designer, you’re probably frustrated by how IP (3rd party and internal) can hinder your design getting to tapeout. After all, IP is supposed to be the cure-all for increasingly-complex SoC designs, right? However, it’s turned into a sometimes endless, difficult series of IP fixes. Why?
The answer is simple – it’s all about quality. Let’s think about this: the quality of today’s IP varies widely. SoC designers never know whether they will be able to use an IP block in multiple designs or if they will have a problem designing an IP block into just one design. SoC designers need better IP quality! They need a system to check the overall quality of the delivered IP, similar to a Consumer Reports analysis. And this analysis should enforce a quality standard so that the consumer has confidence that an IP block won't require difficult and time-consuming tweaks and fixes to work in the target design.
To ensure IP quality, design projects need to create such a Consumer Reports methodology. How do we get there? Here are some suggestions.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity