Overcome power, size and cost when developing optimized '4G' chipsets for handhelds
April 23, 2008 -- mobilehandsetdesignline.com
The combination of broadband and mobility promises to revolutionize the wireless Internet user-experience in a similar manner that such broadband technologies as DSL and cable modems transformed the wired Internet. Mobile WiMAX and 3GPP LTE (Long Term Evolution), or "4G" technologies, are expected to lead this mobile broadband revolution--the former is already in early deployment stages with the latter following on its heels.
The tools that will drive this revolution--and the demand for the services that are expected to entice consumers to pay an extra thirty or forty dollars a month--will be personal, handheld portable or mobile devices. This represents a true paradigm shift from the traditional laptop and hotspot combination to an anywhere personalized handheld device. Apple's iPhone is but a mere glimpse into the types of devices consumers can expect to see launching and driving the adoption of these advanced broadband services on-the-go.
Chipsets for integration into handheld devices have always represented the state-of-the-art in terms of semiconductor power consumption, form factors and integration levels. Among those three categories, power consumption reduction is arguably the most significant challenge faced by handset and handheld device manufacturers because its impact on battery time and subsequently on user experience is direct and immediate. The bad news for these manufacturers is that 4G chipsets that receive and transmit wideband signals and employ advanced smart antenna techniques such as MIMO (Multiple In Multiple Out), require dramatically higher processing power compared to traditional cellular technologies. The implications of this high processing requirement are micro-processors and DSPs (digital signal processors) that have to be clocked at much higher frequencies--a fact that has a linear effect on the power consumption. The good news for innovative chip companies is that a large power-consumption capability vacuum was created by this shift from narrowband to broadband mobility, and those companies that manage to overcome these challenges will have established a strong and sustainable competitive advantage.
This article will discuss the dimensions that should be addressed by 4G chip developers to minimize the power consumption, size and cost of their solutions.
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
Related White Papers
- Video Messaging for ARM7-based Cellular Chipsets.
- FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
- Using signal compression to ease migration to a 4G wireless infrastructure
- Inside Ceva's high-performance XC core for 4G handsets, infrastructure
Latest White Papers
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference
- CANsec: Security for the Third Generation of the CAN Bus