ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’
By Nitin Dahad, EETimes | June 18, 2025
We had a chance to catch up with Rizzo last week as the company announced its latest funding round of $10 million, led by Fontinalis Partners (whose other portfolio companies tackle embedded automotive security, AI transformer chips and clean power circuits), as well as Analog Devices co-founder Ray Stata and the SemiAnalysis founder Dylan Patel.
“There’s not enough inherent understanding about open silicon,” Rizzo said. “But open silicon is inevitable, and at a certain maturity level now, especially with publicly disclosed implementations by companies like Nuvoton and Rivos.”
He explained that security is often considered an additional part of the development that adds cost and time to any design.
To read the full article, click here
Related Semiconductor IP
- UALinkSec Security Module
- Quantum Safe, ISO 21434 Automotive-grade Programmable Hardware Security Module
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- Embedded Hardware Security Module for Automotive and Advanced Applications
- Hardware Security Module
Related News
- ZeroRISC Closes $10 Million in Seed Funding Led by Fontinalis to Accelerate Commercial Adoption of Open-Source Silicon for Secure Devices
- zeroRISC, Nuvoton and Winbond Join Forces to Deliver the First Commercial Product Based on the OpenTitan® Open-Source Secure Silicon Platform
- Sondrel secures major funding today
- Crypto Quantique partners with silicon IP distributors across Asia to deliver quantum-driven chip security
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data