Xilinx Reconfigurable Acceleration Stack Delivers Fastest Path to 2-6x Compute Efficiency over FPGA Competition
Accelerates Mainstream Adoption of Xilinx FPGAs in Hyperscale Data Centers
SALT LAKE CITY, Nov. 14, 2016 -- Xilinx, Inc. (NASDAQ: XLNX) today at SC16 unveiled a new suite of technology designed to enable the world's largest cloud service providers to rapidly develop and deploy acceleration platforms. Designed for cloud scale applications, the FPGA-powered Xilinx® Reconfigurable Acceleration Stack includes libraries, framework integrations, developer boards, and OpenStack support. It provides the fastest path to realize 40x better compute efficiency with Xilinx FPGAs compared to x86 server CPUs and up to six times the compute efficiency over competitive FPGAs. Using dynamic reconfiguration, Xilinx enables silicon optimization for the broadest set of performance-demanding workloads including machine learning, data analytics, and video transcoding. These workload optimizations can be done in milliseconds by swapping in the most optimal design bitstream.
Today Xilinx FPGAs enable hyperscale data centers to achieve 2-6x the compute efficiency in machine learning inference, derived from DSP architectural advantages for limited precision data types, superior on-chip memory resources, and greater than one year technology lead over FPGA competition.
The Xilinx Reconfigurable Acceleration Stack includes math libraries designed for cloud computing workloads, application libraries integrated with major frameworks, such as Caffe for machine learning, a PCIe®-based development board and reference design for high density servers, and an OpenStack support package making Xilinx FPGA-based accelerators easy to provision and manage.
"Flexibility and feature velocity – the ability to add new features rapidly through software – are important for hyperscale's complex and constantly changing application landscape," said Karl Freund, senior analyst, Machine Learning, for Moor Insights & Strategy. "The capability to reconfigure and optimize the accelerator as algorithms evolve – as Xilinx claims – is a compelling advantage in hyperscale environments."
"The new stack accelerates mainstream adoption of our FPGAs in hyperscale data centers," said Nazeem Noordeen, corporate vice president, IP Solutions at Xilinx. "It delivers the fastest path to realize 2-6x the compute efficiency over FPGA competition."
Availability
The Xilinx Reconfigurable Acceleration Stack is available to all major cloud service providers today. To learn more visit the Xilinx Acceleration Zone at www.xilinx.com/accelerationstack.
About Xilinx
Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, Embedded Vision, Industrial IoT, and 5G Wireless. For more information, visit www.xilinx.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Intel Eases Use of FPGA Acceleration: Combines Platforms, Software Stack and Ecosystem Solutions to Maximize Performance and Lower Data Center Costs
- Xilinx Launches Industry's First SmartNIC Platform Bringing Turnkey Network, Storage and Compute Acceleration to Cloud Data Centers
- Xilinx Announces World's Highest Bandwidth, Highest Compute Density Adaptable Platform for Network and Cloud Acceleration
- Efinix Announces Availability of Reconfigurable Acceleration Platform
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP