Xilinx Ships Interface Solutions For FPGA Industry's First 10 Gbps Physical Layer Transceiver Family
XSBI and SFI-4 interface reference designs used with Xilinx Virtex-II Pro FPGAs and RocketPHY family accelerate adoption of 10Gbps technology
SAN JOSE, Calif., May 6, 2003 - Xilinx, Inc. (NASDAQ: XLNX), today announced the immediate availability of the 644MHz SFI (SerDes Framer Interface)-4 Single Data Rate (SDR) Low Voltage Signaling (LVDS) solution and XSBI (10 Gigabit Sixteen Bit Interface) interfaces optimized for use in the Virtex®-II or Virtex-II Pro™ FPGAs together with Xilinx® RocketPHY™ 10Gbps physical layer transceiver family. These ready-to-use solutions enable system designers of 10 Gigabit Ethernet, OC-192 SONET/SDH and 10Gbps Fibre Channel applications to seamlessly interface between the Xilinx Virtex-II Pro FPGA family and the RocketPHY devices. Xilinx has already demonstrated proven interoperability of the SFI-4 and XSBI interfaces with a wide range of ASSP devices in addition to Xilinx Virtex-II Pro and RocketPHY devices. For complete information regarding the interfaces and Xilinx RocketPHY solutions, visit www.xilinx.com/rocketphy.
"With the introduction of the new RocketPHY devices in conjunction with Xilinx's intellectual property cores and reference designs, Xilinx extends programmable logic into a wide range of new 10 Gbps markets and applications," said Robert Bielby, senior director of Strategic Solutions Marketing at Xilinx. "Through this potent combination of solutions, a wide range of customers and markets will be able to realize the direct benefits of lower cost and higher bandwidth through serial technologies."
About Xilinx SelectLVDS Reference Designs
The 644 MHz SDR SelectLVDS reference design (http://www.xilinx.com/xapp/xapp622.pdf) provides system designers with a ready-to-use solution for the SFI-4 interface to seamlessly interface to the external OC-192 SONET framer and optic modules at 622Mbps. Additionally, the reference design supports both 622Mbps and 644Mbps data rates for direct SFI-4 and XSBI interfacing to the respective external 10Gbps SONET and Ethernet devices. Xilinx is the first company to provide a complete checklist to ensure the reference design is compatible with the OIF SFI4-0.10 specification and the IEEE 802.3ae-2002 specification as part of the detailed application note.
Xilinx also offers a fully scalable and flexible 840Mbps Double Data Rate (DDR) SelectLVDS reference design (http://www.xilinx.com/xapp/xapp265.pdf), allowing designers to implement the 16-bit LVDS channel in any location. The reference design is ideally suited for data traffic aggregation applications. To help designers implement applications such as high speed interfacing between a network processor unit (NPU) and a traffic manager, up to 7 groups of 16-bit transmitter/receiver blocks can be instantiated into a single Virtex-II Platform FPGA. The 840 Mbps reference design also provides multiple-channel options (4b, 16b or 20b) and is optimized for the Virtex-II Platform FPGA.
License Price and Availability
Both reference designs are available now and are downloadable free of charge from Xilinx.com as part of the complete Xilinx Platform FPGA connectivity solutions. Xilinx connectivity solutions address a wide variety of system interconnectivity standards including related IP cores, design services and reference designs from both Xilinx and third-party providers. For more details regarding Xilinx connectivity solution, visit www.xilinx.com/connectivity.
About RocketPHY
The RocketPHY family of physical layer transceivers are optimized for optical interconnect applications and are compliant with industry LAN, WAN, SAN and MAN standards including Telecordia GR-253, ITU-T, OIF and IEEE 802.3ae. The RocketPHY family of devices support operation from 9.9532 - 10.709 Gbps. The parallel side interface of the RocketPHY family is directly compliant with Xilinx Virtex-II Pro FPGAs and other industry standard framers and MACs through XSBI and SFI-4 (OIF99.102) 16 bit differential LVDS interfaces. The RocketPHY family supports SONET OC-192, SDH STM-64, G.709, 10Gigabit Ethernet and 10Gigabit Fibre Channel applications. Additional information about RocketPHY can be found at www.xilinx.com/rocketphy.
About Xilinx
Xilinx, Inc. (NASDAQ: XLNX) is the worldwide leader of programmable logic and programmable system solutions. Additional information about Xilinx is available at www.xilinx.com.
-30-
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- MIPI Alliance Completes Development of A-PHY v1.0, an Industry-Standard Long-Reach SerDes Physical Layer Interface for Automotive Applications
- IEEE Adopts MIPI A-PHY, First Industry-Standard, Long-Reach SerDes Physical Layer Interface for Automotive Applications
- MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms