Xelic Launches Networking Core Offerings
April 18, 2003 – Xelic today announced standards based networking core offerings for ATM, GFP, POS, SONET/SDH, Digital Wrapper (G.709) in the telecommunications sector. These cores implement a flexible configuration architecture to allow for variable bus widths and data rates. Digital Wrapper cores are available for data rates of 2.5Gb/s (OTU1), 10GB/s (OTU2), and 40Gb/s (OTU3). SONET/SDH cores support data rates from 155Mb/s (OC-3) to 40Gb/s (OC-768). ATM, POS, and GFP processor cores provide various payload type mapping options. This initial launch is the first phase in Xelic's roadmap to provide reliable standards based cores to customers.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- RANiX Employs Time-Sensitive Networking IP Core from CAST in Advanced Automotive Antenna System
- MIPS Technologies Expands TSMC-Optimized Hard Core Offerings With Availability of the MIPS64[tm] 5Kc[tm] Core
- Faraday Introduces Free High Performance Library Offerings for UMC's 0.13-Micron Logic Process
- CAST Processor IP Offerings Grow with New DSP and Z80-Compatible Cores
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms