CCS Licenses LDPC IP Cores from Creonic
April 23, 2012 -- Cambridge Communications Systems (CCS) relies on Creonic as IP core provider for their new technology. CCS is developing a microwave radio system for the back-haul of small-cell mobile basestations. The unique technology of CCS has higher performance and lower cost than any competing solution.
CCS selected the WiMedia LDPC Encoder and Decoder solution from Creonic for its product. "Our system requires high throughput LDPC forward error correction in a cost-effective implementation" says John Porter, CTO of CCS. He adds: "Creonic was the only provider which had an appropriate product for this application. The Creonic WiMedia IP core runs at over twice the speed and uses half the logic of any competing products".
The team of Creonic has the most profound knowledge of implementing many algorithms of communications, such as demodulation and decoding. This knowledge is incorporated into the development of IP cores and the design services provided by Creonic resulting in solutions of the highest efficiency.
Learn more about the WiMedia LDPC solution.
Learn more about Cambridge Communication Systems.
Learn more about Creonic.
Related Semiconductor IP
- DVB-S2X Wideband LDPC/ BCH Encoder
- eMMC LDPC Encoder/Decoder
- Nonbinary LDPC Decoder
- LDPC Decoder IS-GPS-800D
- DVB-T2/Lite LDPC Decoder
Related News
- DVB-S2X LDPC/ BCH Encoder and Decoder IP Core Available For Integration From Global IP Core
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
- CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
- IPrium releases CCSDS TC Telecommand LDPC Encoder and Decoder
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload