JEDEC Publishes Breakthrough Standard for Wide I/O Mobile DRAM
ARLINGTON, Va., USA – JANUARY 5, 2012 –JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the availability of a new standard for Wide I/O mobile DRAM: JESD229 Wide I/O Single Data Rate (SDR). Widely anticipated by the industry, Wide I/O mobile DRAM is a breakthrough technology that will meet industry demands for increased levels of integration as well as improved bandwidth, latency, power, weight and form factor; providing the ultimate in performance, energy efficiency and small size for smartphones, tablets, handheld gaming consoles and other mobile devices. JESD229 may be downloaded free of charge from the JEDEC website at http://www.jedec.org/sites/default/files/docs/JESD229.pdf.
Wide I/O mobile DRAM enables chip-level three dimensional (3D) stacking with Through Silicon Via (TSV) interconnects and memory chips directly stacked upon a System on a Chip (SoC). The standard defines features, functionalities, AC and DC characteristics, and ball/signal assignments. It is particularly well-suited for applications requiring extreme power efficiency and increased memory bandwidth (up to 17GBps). Examples include 3D Gaming, HD Video (1080p H264 video, pico projectors), and running multiple applications simultaneously. Wide I/O offers twice the bandwidth of the previous generation standard, LPDDR2, at the same rate of power consumption.
Sophie Dumas, Chairman of the JC-42.6 Subcommittee for Low Power Memories, said, “High performance mobile devices such as smartphones and tablets require high bandwidth and density, driven by demands for improved performance.” She added, “JEDEC’s JC-42.6 Subcommittee is pleased to provide a solution to this industry need with the publication of JESD229 for Wide I/O mobile DRAM, which will support the high resolution display, high quality graphics and multi-tasking capabilities required by device end users now and in the future.”
About JEDEC
JEDEC is the leading developer of standards for the microelectronics industry. Over 4,000 participants, appointed by nearly 300 companies, work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards that they generate are accepted throughout the world. All JEDEC standards are available online, at no charge. For more information, visit www.jedec.org.
Related Semiconductor IP
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- Mobile Single Data Rate SDRAM Controller
Related News
- TSMC Tapes Out Foundry's First CoWoS Test Vehicle Integrating with JEDEC Wide I/O Mobile DRAM Interface
- JEDEC Publishes Wide I/O 2 Mobile DRAM Standard
- Cadence Releases Industry's First Wide I/O Memory Controller IP Solution
- VESA Publishes Display Compression Standard for Mobile Applications
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers