VSI Alliance adds three new companies to its board of directors: Agere Systems, ST Microelectronics, and TSMC
VSI Alliance adds new members
By Richard Goering, EE Times
August 8, 2003 (2:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030808S0024
SANTA CRUZ, Calif. Gaining new support from the semiconductor industry, the Virtual Socket Interface Alliance (VSIA) has added three new companies to its board of directors Agere Systems, ST Microelectronics, and TSMC. The ten-member VSIA board also includes Alcatel, Cadence Design Systems, Infineon Technologies, Mentor Graphics, Motorola, Sonics, and IBM. The new board members will be represented by William Billowitch, manager of IP design reuse and development at Agere Systems; Peter Hirt, program manager at ST Microelectronics; and Andrew Moore, deputy director at TSMC. The new companies were approved unanimously by the existing board. The VSIA is developing standards and specifications for the integration of silicon intellectual property (IP) from multiple sources. The organization has more than 100 member companies, including systems houses, semiconductor vendors, EDA vendors, and IP providers. New members within the past six months include Agere, UMC, GDA Technologies, and Dolphin Technology.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Via Licensing Alliance Appoints Three New Members to its Board of Directors
- Cerebras Appoints Tom Lantzsch to Board of Directors
- Baya Systems Welcomes Manish Muthal and Siva Yerramilli to Board of Directors
- TSMC Board of Directors Meeting Resolutions
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms