Virage Logic's NOVeA(R) Embedded Non-Volatile Memory For RFID, Embedded NVM and Wireless Applications Selected by IBM
Embedded Non-Volatile Memory Meets Latest RFID Tag Requirements for Area, Power and Performance, Targets IBM CMOS RF Process Without Additional Mask or Process Steps
FREMONT, Calif.--Sept. 18, 2006--The industry pioneer of the first commercially available non-volatile, electrically alterable embedded memory solutions that can be manufactured on a standard CMOS logic process, Virage Logic today announced IBM has chosen its Non-Volatile Electrically Alterable (NOVeA) technology to enable its customers to cost-effectively embed small amounts of embedded non-volatile memory in their low power applications. This agreement provides customers that require a small amount of non-volatile memory for RFID, Security, Digital Rights Management, Analog Trimming and other cost-sensitive applications access to NOVeA non-volatile memory on IBM's advanced 0.18 micron(u) CMOS RF logic process.
"We selected Virage Logic's NOVeA to address our customers' growing need to include small amounts of embedded non-volatile memory in their SoCs in the most cost- and area-efficient manner," said Ted Lattrell, program director, RFCMOS foundry products for IBM Technology Collaboration Solutions. "The initial silicon results achieved using NOVeA are impressive, and we look forward to helping our global customers in a broad range of strategically important markets -- particularly the rapidly growing RFID market -- to meet their cost, power and performance requirements."
"We are confident that IBM's customers will benefit from the area-efficient, low-power embedded non-volatile capabilities that NOVeA is able to cost-effectively deliver," said Pat Lasserre, director of marketing for Virage Logic's non-volatile memory products. "Virage Logic's solid reputation as a leading provider of semiconductor infrastructure and platform IP technology, superior customer support, and the proven high reliability of NOVeA were key factors in IBM's decision to make NOVeA available to their customers."
About NOVeA
As the industry's first commercially available non-volatile, electrically alterable embedded memory solution that can be produced using a standard logic process with no additional masks, process steps, or process modifications, NOVeA is designed to be readily integrated into today's most advanced System-on-Chip (SoC) designs manufactured on leading-edge deep submicron processes. NOVeA employs a patented single poly floating gate Fowler-Nordheim technology for writing. NOVeA includes a powerful controller and instruction set in an architecture that provides 100% cell redundancy. The result is an extremely reliable, high yielding embedded non-volatile memory (NVM) that can be manufactured on standard CMOS logic processes with ultra-low manufacturing cost and power consumption. NOVeA can be reprogrammed in-system up to 100,000 times and has specified endurance of 10 years at 125C. The use of NOVeA and associated development tools and views provides users with a secure design solution while reducing overall SoC mask costs, silicon costs, design risk and design time.
RFID, encryption, digital rights management, analog trimming, wireless communication and flexible program store all share the common need for small amounts of secure, in-system reprogrammable embedded NVM. In order to be cost-effectively implemented, this memory must be manufacturable on the same CMOS logic process as the rest of the SoC without the need for additional masks or process steps. The NOVeA non-volatile RAM architecture is proven and has been in production at numerous foundries on 180-nanometer (nm), 150nm and 130nm process nodes.
Availability
Front ends and GDS for Virage Logic's NOVeA are available today for customer designs on IBM's 0.18-micron CMOS logic process. Customers may request additional information by visiting www.viragelogic.com or www.ibm.com or emailing info@viragelogic.com.
About Virage Logic Corporation
Founded in 1996, Virage Logic Corporation (Nasdaq:VIRL - News) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Now, as the company celebrates its 10th anniversary, it is a global leader in semiconductor IP platforms comprising embedded memories, logic, and I/Os and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Virage Logic Extends Non Volatile Memory Leadership; Announces AEON(R) Multi-Time Programmable Parallel NVM Qualified in TSMC 130nm G Process
- SMIC Selects Virage Logic's AEON(R) Embedded Multi-Time Programmable (MTP) Non-Volatile Memory (NVM) For RFID Applications
- Kilopass XPM IP Provides Non Volatile Memory in IBM 65nm LPE Process For Portable Devices That Demand Lower Leakage Than Bulk CMOS Provides
- Kilopass XPM Non Volatile Memory IP Validated on IBM 45nm SOI Process Successfully Passing JEDEC 47 Testing to Assure 10-Year Operating Life
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP