VIP: It's Time to Grow Up (Synopsys)
In order to achieve the productivity necessary to complete an SOC, designers have been successfully turning to design reuse. SOC designers have relied on intellectual property (IP) vendors for "implementation IP," pre-designed synthesizable or process-hardened chip functions. The most popular IP functions continue to be processors (e.g., ARM, MIPS and PowerPC) and standards-based on-chip and off-chip communications protocols (e.g., AMBA bus, PCI Express, USB 2.0 Host).
Since verifying an SOC requires more than half of the design budget and time, designers have also been using verification IP (VIP) blocks, especially for standard protocols. Designers use VIP just like IP, to increase productivity, save money and reduce risk, which is the EDA mantra.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Siemens IT Solutions and Services Adopts Cadence's Assertion-based VIP to Speed Development
- Sony-Inside Huami Watch: Is It Time for FD-SOI?
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
- Is It Time to Forget about Huawei?
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs