U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
By Alan Patterson , EETimes (April 15, 2024)
U.S. subsidies for Taiwan Semiconductor Manufacturing Co. (TSMC) will yield the nation’s first production of AI chips and a strong shot at tech leadership, according to analysts surveyed by EE Times. The experts caution that a workforce shortage remains a key downside for the revival of the U.S. semiconductor industry.
After the U.S. Department of Commerce last week announced a CHIPS Act plan for $6.6 billion in grants and up to $5 billion in loans for TSMC, the world’s top chip foundry said it will build a third fab in Phoenix, Arizona, raising its total investment in the U.S. to $65 billion from the previous $40 billion. The company said the new “Fab 3” will make chips with process tech that’s 2 nm and below, strengthening U.S. economic and national security. The chips will be vital to AI, U.S. Commerce Secretary Gina Raimondo said during an interview on CNBC.
Related Semiconductor IP
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- China set to launch chip subsidy fund, says report
- HDL Design House Appoints New Sales Representative for US and Canada
- Kandou Announces 100th Patent Grant by U.S. Patent Office
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers