UMC Announces a Device Technique that Enhances Silicon-on-Insulator (SOI) Transistor Performance
-- UMC (NYSE: UMC; TSE: 2303), a world leading semiconductor foundry, today announced the discovery of a new engineering technique that enhances Silicon-on-Insulator (SOI) transistor performance. The Direct-Tunneling induced Floating-Body Potential, which is a manipulation technique that magnifies a certain device physics behavior, provides PMOS transistors a 30 percent increase in drive current compared to conventional body-grounded SOI transistors. Unlike other performance enhancing techniques such as strained silicon devices or multi-gate transistors, this new technique suffers no additional process complexity, which translates into a better position in terms of manufacturing cost and yield.
"To further increase our competitiveness, UMC has always researched a variety of possible enabling technologies simultaneously," said S. C. Chien, senior director of UMC's Central Research and Development. "Our discovery on Direct-Tunneling induced Floating-Body Potential for Silicon-on-Insulator transistors not only provides the performance enhancement needed for UMC's future technologies, but also retains good manufacturability, which is a crucial element for a successful semiconductor foundry."
Direct Tunneling is a quantum mechanical behavior where electrons or holes jump through a thin insulator. This usually undesirable behavior can be manipulated with simple design layout structures. SOI devices could take advantage of this behavior to circumvent the Floating-Body Effect, an uncontrollable parasitic effect. With this extra control, the transistor behaves much more predictably in addition to the performance gain.
A series of publications discussing this technique have been published in the April and May editions of IEEE Electron Device Letters and IEEE Transactions on Electron Devices.
About Silicon-on-Insulator (SOI)
Silicon-on-Insulator is an approach in which transistors are built on top of an insulating material instead of the conventional silicon crystal substrate. By replacing the silicon substrate with an insulator substrate, extra capacitive load produced at the interface between the substrate and the transistor active areas is eliminated. In effect, SOI transistors can switch faster with lower power consumption, compared to conventional bulk silicon transistors. However, the body of the transistor is now sitting on an insulator and therefore electrically isolated from the rest of the circuit. The isolated body leads to the floating body effect, which creates an uncontrollable mode that makes transistors behave erratically in certain circumstances.
About UMC
UMC (NYSE: UMC, TSE: 2303) is a leading global semiconductor foundry that manufactures advanced process ICs for applications spanning every major sector of the semiconductor industry. UMC delivers cutting-edge foundry technologies that enable sophisticated system-on-chip (SOC) designs, including 90nm copper, 0.13um copper, and mixed signal/RFCMOS. UMC is also a leader in 300mm manufacturing; Fab 12A in Taiwan and Singapore-based UMCi are both in volume production for a variety of customer products. UMC employs over 9,000 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found on the web at http://www.umc.com.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- easics launches nearbAI™ IP cores for XR devices that will set the standard for extreme edge AI performance and immersive experiences
- BrainChip Joins Arm Tech Talk to Discuss Cutting-Edge AI Solutions that Deliver Exceptional Performance and Efficiency
- Cadence Collaborates with Arm to Accelerate Mobile Device Silicon Success with New Arm Total Compute Solutions
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing