How real is TSMC's bid for conversion to 1.4-nm process node?
Majeed Ahmad, EDN (May 17, 2022)
Here comes a new ripple in the process node wars among the mega-fab rivals TSMC and Samsung Foundry. The industry reports about TSMC converting its 3-nm process R&D into a 1.4-nm process in June is likely to spark another round of process node duel between Taiwan’s leading pure-play fab and Samsung. However, it’s still not clear how this ambitious conversion to 1.4-nm process geometry will actually work.
The two foundry players have been tied into a race to develop sub-10-nm fabrication processes during the past few years. So far, the announcement to develop the smallest node has come from Samsung, which unveiled the plan to produce chips on a 2-nm process in 2025.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- 4Q24 Global Top 10 Foundries Set New Revenue Record, TSMC Leads in Advanced Process Nodes, Says TrendForce
- Globalfoundries' 14-nm is 'low-shrink' node
- FDSOI roadmap renames next node as 14-nm
- GLOBALFOUNDRIES and Samsung Support New Cadence Virtuoso Advanced Node for 20- and 14nm Processes
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs