Globalfoundries' 14-nm is 'low-shrink' node
Peter Clarke, EETimes
10/8/2012 5:19 AM EDT
BRATISLAVA, Slovakia – The 14XM FinFET manufacturing process node being introduced by Globalfoundries Inc. for volume production in 2014 is aimed at reducing power consumption, but it will provide users with little or no size reduction over the previous 20-nm planar bulk CMOS node.
Such a transition between manufacturing process nodes – without a die footprint shrink as a clear cost saving as a driver – will be a first in the history of IC miniaturization. But Mojy Chian, senior vice president of design enablement, told the International Electronics Forum Thursday (Oct. 4) in a presentation "the normal ecomomics are dead," with the value proposition shifting strongly towards scaling the performance and operating voltage while physical scaling moves towards being carried more by 2.5-D and 3-D packaging.
Globalfoundries' next process has been labeled XM standing for extreme mobility indicating the company expects to provide market-leading performance and power consumption. The power consumption benefit is benchmarked at a 40 to 60 percent reduction in active power consumption, Chian told the conference here being organized here by consultancy Future Horizons Ltd.
To read the full article, click here
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX
- Power On Reset, 200uA Delay Time - GlobalFoundries 180nm
- GF 0.13um BCD LIN PHY IP, >20Kbps - GlobalFoundries 130nm
Related News
- FDSOI roadmap renames next node as 14-nm
- GLOBALFOUNDRIES and Samsung Support New Cadence Virtuoso Advanced Node for 20- and 14nm Processes
- Spectral introduces NeuralRAM, memory architectures in 14nm FinFET tech node targeted for a wide range of AI algorithms
- Arasan announces the immediate availability of its ultra-low power MIPI D-PHY IP for the GlobalFoundries 12nm FinFET process node
Latest News
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Launch of BrainChip Developer Hub Accelerates Event-Based AI Innovation on Akida™ Platform with Release of MetaTF 2.13
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’