Globalfoundries' 14-nm is 'low-shrink' node
Peter Clarke, EETimes
10/8/2012 5:19 AM EDT
BRATISLAVA, Slovakia – The 14XM FinFET manufacturing process node being introduced by Globalfoundries Inc. for volume production in 2014 is aimed at reducing power consumption, but it will provide users with little or no size reduction over the previous 20-nm planar bulk CMOS node.
Such a transition between manufacturing process nodes – without a die footprint shrink as a clear cost saving as a driver – will be a first in the history of IC miniaturization. But Mojy Chian, senior vice president of design enablement, told the International Electronics Forum Thursday (Oct. 4) in a presentation "the normal ecomomics are dead," with the value proposition shifting strongly towards scaling the performance and operating voltage while physical scaling moves towards being carried more by 2.5-D and 3-D packaging.
Globalfoundries' next process has been labeled XM standing for extreme mobility indicating the company expects to provide market-leading performance and power consumption. The power consumption benefit is benchmarked at a 40 to 60 percent reduction in active power consumption, Chian told the conference here being organized here by consultancy Future Horizons Ltd.
To read the full article, click here
Related Semiconductor IP
- 5 GHz 150 fs Jitter PLL - GlobalFoundries 22nm
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 5 GHz 250 fs Jitter PLL - GlobalFoundries 22nm
- 12-bit, 9.2 GSPS Pipeline ADC - GlobalFoundries 22nm
- Low Power All Digital Fractional-N PLL in GlobalFoundries 12LPP/14LPP
Related News
- FDSOI roadmap renames next node as 14-nm
- GLOBALFOUNDRIES and Samsung Support New Cadence Virtuoso Advanced Node for 20- and 14nm Processes
- Spectral introduces NeuralRAM, memory architectures in 14nm FinFET tech node targeted for a wide range of AI algorithms
- How real is TSMC's bid for conversion to 1.4-nm process node?
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs