FDSOI roadmap renames next node as 14-nm
Peter Clarke, EETimes
12/12/2012 7:02 AM EST
LONDON – Documents presented at the fully depleted silicon on insulator (FDSOI) workshop in San Francisco this week show that the FDSOI roadmap now omits a 20-nm and goes straight to 14-nm and then on to 10-nm.
A summary slide from Horacio Mendez, executive director of the SOI Consortium, showed the jump with the comment that 14-nm FDSOI would be offered at the same time as Intel's 14-nm FinFET and would show the same performance characteristics but realizable at much lower cost. A presentation by Joel Hartmann, executive vice president of front-end process for STMicroelectronics, at the same meeting, organized by the SOI Consortium, also shows the move from 28-nm FDSOI, a process that is has started to ship in the second-half of 2012, on to 14-nm FDSOI and then 10-nm FDSOI.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- GLOBALFOUNDRIES Extends FDX Roadmap with 12nm FD-SOI Technology
- Leading Semiconductor Players to Advance Next Generation FD-SOI Roadmap for Automotive, IoT and Mobile Applications
- 1G Ethernet PHY IP Core is now available in 14nm LPP for Blackbox License and in 28FDSOI as Whitebox License for maximum flexibility
- Artisan Components Furthers Library Roadmap with TSMC 0.13-Micron Agreement
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale