Toshiba develops configurable processor core
Toshiba develops configurable processor core
By Yoshiko Hara, EE Times
April 29, 2002 (8:35 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020429S0047
TOKYO Toshiba Corp. will take the wraps off a configurable processor core that can be customized according to application at the Embedded Processor Forum this week in San Jose, Calif. The company plans to promote the MeP for "media embedded processor" as a de facto standard embedded solution for multimedia use.
Toshiba will offer MeP in two forms: as a family of system-on-chip ICs; and as licensable intellectual property (IP). A low-power version is scheduled to hit the market this year. For IP sales, Toshiba said it might recruit third parties to prepare a design environment.
Based on Toshiba's original 32-bit RISC architecture, the MeP core uses 16- and 32-bit variable-length instructions, and has 16 general-purpose registers, as well as a five-stage pipeline.
Depending on the application requirements, the core can be configured using varying instructions, memory configurations, debug support, interrup t controller, timer/counter and bus interface width.
'MeP modules'
Extensions in the form of hardware and software IP can be added to form "MeP modules." Extensions include user custom instructions, a DSP unit, hardware engines and a very long instruction word coprocessor. MeP modules with different functionality, such as video and audio decoders, are linked to a global data bus to form a one-chip system.
Toshiba started MeP architecture work around 2000 and developed an MPEG-2 high-definition decoder last year. Now the MeP engineers are working on a low-power version, called c2, using a 0.13-micron process. MeP-c2's minimum configuration has 46,000 gates, operates at 200 MHz (worst case), and packs a 2-kbyte Level 1 cache and 16 kbytes of data RAM.
Power consumption is 0.11 milliwatt per megahertz, which Toshiba said is about one-third the average power consumption of several 32-bit processors with the same size memory.
More Embedded Processor Forum coverage.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- ARC and Toshiba Extend Collaboration to Develop Next Generation Multicore Configurable Processor Technology
- Toshiba Develops World's Highest-Bandwidth, Highest Density Non-Volatile RAM
- TOSHIBA Develops High Speed NANO FLASH-100 Flash Memory for ARM Core Based Microcontrollers
- Toshiba Develops DNN Hardware IP for Image Recognition AI Processor Visconti 5 for Automotive Driver Assistance Systems
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms