The Importance of 3D IC Ecosystem Collaboration
By Dan Kochpatcharin, TSMC
EETimes (January 11, 2023)
As design teams continue to develop new generations of transformative products, the demand for compute remains relentless. Modern workloads have brought packaging technologies to the forefront for innovation and pushed the boundaries for silicon product design in terms of product performance, function and cost. Not too long ago, packaging technologies were thought of as inconvenient back-end processes. But times have changed, and rising advancements in artificial intelligence, big data, cloud computing and autonomous vehicles have pushed the computing envelope unlike ever before (along with the need for packaging technologies).
This computing evolution has resulted in the shrinking of chips and the emergence of multi-die architectures, creating a promising landscape for 3D silicon stacking and advanced packaging innovation for optimized system performance. 3D ICs offer a practical way to promise a whole new level of power, performance, area and functionality.
However, the right choice of packaging depends on many factors, and designers need help navigating the best path through the myriad options and approaches available. To speed up the adoption and production of future 3D ICs, the semiconductor industry needs a streamlined, collaborative ecosystem that can provide best-in-class optimization at the system level.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- proteanTecs Joins TSMC 3DFabric™ Alliance, Expanding Its Support of the 3D IC Ecosystem
- Imagination and PaddlePaddle announce collaboration to grow the ecosystem for artificial intelligence (AI) for developers worldwide
- GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
- Tower Semiconductor and Cadence Expand Collaboration to Accelerate Automotive IC Development
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack