加快3D IC的采用,打造协作生态系统至关重要
By Dan Kochpatcharin, TSMC
EETimes (January 11, 2023)
As design teams continue to develop new generations of transformative products, the demand for compute remains relentless. Modern workloads have brought packaging technologies to the forefront for innovation and pushed the boundaries for silicon product design in terms of product performance, function and cost. Not too long ago, packaging technologies were thought of as inconvenient back-end processes. But times have changed, and rising advancements in artificial intelligence, big data, cloud computing and autonomous vehicles have pushed the computing envelope unlike ever before (along with the need for packaging technologies).
This computing evolution has resulted in the shrinking of chips and the emergence of multi-die architectures, creating a promising landscape for 3D silicon stacking and advanced packaging innovation for optimized system performance. 3D ICs offer a practical way to promise a whole new level of power, performance, area and functionality.
However, the right choice of packaging depends on many factors, and designers need help navigating the best path through the myriad options and approaches available. To speed up the adoption and production of future 3D ICs, the semiconductor industry needs a streamlined, collaborative ecosystem that can provide best-in-class optimization at the system level.
Related Semiconductor IP
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related News
- 台積公司2023年OIP生態系統論壇宣布突破性成果,重新定義3D IC的未來
- 新思科技于2023台积公司OIP生态系统论坛上荣获多项年度合作伙伴大奖
- 韩国的一家Tier1代工厂已成功获得由T2M合作伙伴开发的硅验证千兆以太网 PHY IP 的授权,采用先进的 14LPP 工艺,与T2M共同引领韩国Tier1客户
- Synopsys宣布与Samsung Foundry合作,在云上提供安全和可扩展的环境,用于IC设计和验证