Thalia Design Automation partners with Sofics to enhance offering for analog circuit and IP reuse
Partnership enhances market-leading Technology Analyzer with robust hardened I/Os and ESD protection options
Cologne, Germany -- June 16, 2021 – Thalia Design Automation Ltd., provider of analog and mixed-signal circuit IP reuse platform, today announced a new partnership with Sofics, a leading provider of analog I/Os, specialty digital I/Os and ESD protection.
Thalia’s Technology Analyzer, part of its AMALIA platform, helps major IP houses and integrated circuit design firms determine whether or not IP is fit for purpose or suitable for cost-effective migration. This partnership means Sofics’ specialist IP portfolio will now be included in the recommended target technology candidates.
“This announcement is about the coming together of two market-leading solutions,” said Sowmyan Rajagopalan, Thalia Design Automation CTO. “This latest iteration of our Technology Analyzer uses machine-learning to rapidly compare the source and target process technologies, enabling business case and commercial modelling to be undertaken for our clients. They are then able to assess migration value before committing resource. Adding Sofics’ ESD protection and other I/Os into the target options will enable solutions to be found and implemented much more rapidly.”
“IP houses want to optimize the value of existing assets and extend portfolios through IP reuse,” said Koen Verhaege, CEO of Sofics. “Collectively, this is a solution that mitigates risk for customers when transitioning to new technology nodes. Sofics’ global reach means that we can bring a world-class technology solution to IP and IC firms.”
The AMALIA Technology Analyzer is an intuitive solution that addresses a comprehensive array of first and second order effects including FT, gm/id, Vdsat, Vt mismatches, corners, Monte Carlo mismatch impact and many others. The software integrates into several EDA design frameworks and can be customized to specific design flows.
Sofics leading I/O and ESD foundry independent IPs are adaptable to various technologies like high & low voltage, BCD, CMOS, SOI and FinFET. More than 100 fabless companies use Sofics’ solutions to enable higher performance, higher robustness while reducing design time and cost of SoC design.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Thalia Design Automation Ltd completes A round funding and prepares to launch suite of Analog and Power design optimisation tools
- Thalia and Dolphin Design announce partnership to transform analog IP re-use economics and to accelerate time to market
- Thalia Design Automation successfully delivers voltage regulator in a 22nm process node with 45% reduction in design time using its AMALIA software
- Thalia launches AI-powered Layout Automation software with AMALIA 24.3
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack