Tensilica patent claims voided
Ron Wilson
(04/30/2004 11:00 AM EDT)
SAN MATEO, Calif. — In an unusual result to an increasingly frequent procedure, a U.S. Patent Office examiner has re-examined and rejected all 104 claims in Tensilica Inc.'s keystone patent 6,477,683.
The claims, which underlie Tensilica's approach to generating tools for configurable processors, were deemed either to be covered by prior art or to not represent a patentable advance.
An anonymous party — allowed under U.S. patent law — filed the request to re-examine 41 claims of the patent through Berkeley, Calif., patent attorney James Isbester last May. The Patent Office assigned the re-examination to Leigh Garbowsky.
In the request, Isbester cited three papers, all published before the keystone patent application was filed, that were believed to cover 41 claims in the patent. Garbowsky last month rejected those 41 claims and went on to reject the remaining 63 claims in the patent, citing the papers named in the request for re-examination.
The action is just the beginning, rather than the last word, of the negotiation process that attends patent filings. A spokeswoman for Tensilica said that such requests happen all the time in advanced technology, and that the company does not regard this as anything unusual.
"We are preparing our response to the examiner," she said. Until there is a final finding, Tensilica will continue to hold the patent, but will not be allowed to move against anyone for violating it, the spokeswoman said.
Attorney Isbester confirmed that requests for re-examination are not unusual, and in fact are generally granted if properly filed. Approximately 80 percent of re-examinations result in confirmation of at least some of the claims examined, he said.
"The examiner will search for prior art," Isbester said. "If he or she finds something, there will be discussion between the examiner and the claimant." The claim may then be narrowed, but "rarely does it result in a patent being revoked altogether."
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- IFI CLAIMS Announces 2017 Top U.S. Patent Recipients
- IFI CLAIMS Announces 2018's Top U.S. Patent Recipients
- SandCraft claims to be shipping fastest 64-bit MIPS processors at 600 MHZ
- Protocom claims first hardwired MPEG-4 codec for video at full frame rates
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms