Tackling the challenges of RISC-V
By Nick Flaherty, eeNews Europe (April 29, 2022)
Calista Redmond, CEO of RISC-V International, talks to Nick Flaherty of eeNews Europe about the challenges facing RISC-V ahead of a major community meeting in Paris next week.
The RISC-V Foundation was founded in 2015 with 29 members, and RISC-V International, based in Switzerland, now has over 2000 members in more than 70 countries. Members are meeting in Paris next week for RISC-V Spring Week 2022.
With all these members, one of the challenges is the risk of fragmentation, RISC-V is an open instruction set for microcontroller and microprocessors where is easy to add extensions, but this can lead to many different versions that could be incompatible. RISC-V International has over 60 tasks groups, rising to 75 this year, working on different areas including the extension definitions, application reference designs and the tool ecosystem.
“One of the things that’s important for us is to find the areas of common ground early and often to bring those into the task groups,” she said. “If four different companies spot the same gap [in the market] how do we get them into the same boat to pool resources? Lets not monetise the base building blocks, there’s plenty of space for them to add their secret source on top.”
“The stronger we can make the organisation and the discipline in creating those extensions, the lower the risk of fragmentation,” she said.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- The rise of parallel computing: Why GPUs will eclipse NPUs for edge AI
- Redefining Edge AI Development: KNEO Pi Unlocks the Future of Smart Hardware
Latest News
- Secure-IC, now a part of Cadence, unveils Securyzr™ Xperience, an Exclusive Gateway to Security Innovation
- QuickLogic Accelerates Space Innovation with Secure, Customizable eFPGA Hard IP
- SkyWater Technology and QuamCore Announce Collaboration to Fabricate Digital Superconducting Controller for Scalable Quantum Computing
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- UMC Reports Sales for October 2025