SystemC finds new horizons
Richard Goering, EE Times
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- UK microcontroller startup finds alternative ways to make chip variants
- Sagantec says tool finds errors others miss
- Sweden SoC effort finds Taiwanese ally
- Philips exec finds IP unusable, but necessary
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP