sureCore-Led CryoCMOS IP: Toward Scalable Quantum Computers
Saumitra Jagdale, EETimes Europe (August 23, 2023)
sureCore CEO Paul Wells foresees further migration of control electronics “into the cryostat,” i.e., close to the qubits.
Several components of quantum computers need to be at extremely low temperatures—near absolute zero—to produce viable results. This is because quantum bits, or qubits, need to be in a special state to exploit their superpositioning and entanglement properties. Heat can hinder the quantum state of qubits and cause errors in the implemented computations.
The current design of quantum computers, as technology today permits, implements a clear temperature demarcation: the cryogenic region (at extremely low temperatures) housing the qubits, the control electronics region at a temperature warmer than the latter and a room-temperature region containing classical data processing units and communication interfaces. Connecting these well-defined temperature regions requires special wiring and cables, which are often bulky. And with the quantum computing industry trailblazing toward scalability, the performance-limiting cabling is a significant challenge.
Conversely, the special cables only reduce, not eliminate, the disturbance caused by housing the control electronics nearby. There is a requirement to reduce noise caused by heat generation in the control electronics to get closer to meaningful quantum computers.
To read the full article, click here
Related Semiconductor IP
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
- I2C and SPI Master/Slave Controller
- AHB/AXI4-Lite to AXI4-Stream Bridge
Related News
- sureCore announces development of cryo-CMOS IP that will unlock Quantum Computing's potential
- sureCore-led consortium wins £6.5M Innovate UK grant to develop cryogenic CMOS IP to accelerate Quantum Computing scalability
- CEA and Startup C12 Join Forces to Develop Next-Generation Quantum Computers with Multi-Qubit Chips at Wafer Scale
- NIST to Standardize Encryption Algorithms That Can Resist Attack by Quantum Computers
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing