Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
- Managing the power consumption of a SoC is an issue of growing concern in the submicron processes. Among the diverse design techniques progressively developed, the partitioning of a SoC into voltage islets is the ultimate solution.
The performance of of each islet of the SOC must be optimized differently for best effectiveness: for lowest dynamic power or for lowest leakage, with or without retention registers, etc. Dolphin Integration's low power and low voltage library SESAME uVSvHS enables operating as low as 0.9 V in 0.18 µm and is available in TSMC G, TSMC ULL and IBM process. Its association with an inductorless switching converter enabling a variety of voltage ranges can be embedded for better cost efficiency than with an external Power Management Unit.
About Dolphin Integration’s SESAME library
SESAME is a grouping of specialized and well-structured “library stems”: all such library stems are ultimately optimized for one prime criterion, e.g. Low Power Consumption (LC), High Density (HD), Low Leakage (LL), while simultaneously offering a good performance on a second criterion. SESAME is classified as a “Reduced Cell Stem Library” (RCSL): each library stem of SESAME results from a handcrafted work of art, cell by cell. Indeed, each cell is carefully optimized at both electrical and layout levels to provide the highest performance on the chosen optimization criterion of the stem.
More information on SESAME at:
http://www.dolphin.fr/flip/sesame/sesame_overview.html
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- Agile Analog launches new Digital Standard Cell Library
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development