Simple designs aren't easy, speaker says
Richard Goering, EE Times
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- Arm Accelerates the Edge AI Revolution with Easy, Low-Cost Access to Armv9 Platforms through Arm Flexible Access
- Arteris and Alibaba DAMO Academy Extend Partnership to Accelerate High-Performance RISC-V SoC Designs
- EDA vendors fall short on innovation, speaker says <!-- verification -->
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP