Silvus Communication Systems rolls soft PHY core for Wi-Fi
Rick Merritt, EE Times
(04/17/2006 9:00 AM EDT)
San Francisco -- A startup spun out of UCLA is developing soft cores for next-generation wireless systems ranging from Wi-Fi to software-defined and cognitive radios.
The first commercial product from Silvus Communication Systems Inc. (Los Angeles) aims to give a leg up to developers of next-generation Wi-Fi chip sets and systems. The company has developed the VHDL software for a physical-layer chip that exceeds the requirements of the upcoming IEEE 802.11n standard. The code, running on a Xilinx Virtex-II FPGA, supports a 4 x 4 matrix for multiple input, multiple output (MIMO), the key antenna technology behind the pending .11n standard.
(04/17/2006 9:00 AM EDT)
San Francisco -- A startup spun out of UCLA is developing soft cores for next-generation wireless systems ranging from Wi-Fi to software-defined and cognitive radios.
The first commercial product from Silvus Communication Systems Inc. (Los Angeles) aims to give a leg up to developers of next-generation Wi-Fi chip sets and systems. The company has developed the VHDL software for a physical-layer chip that exceeds the requirements of the upcoming IEEE 802.11n standard. The code, running on a Xilinx Virtex-II FPGA, supports a 4 x 4 matrix for multiple input, multiple output (MIMO), the key antenna technology behind the pending .11n standard.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- Xilinx rolls soft core 32-bit MPU, eyes networking
- Silvus Communication Systems Demonstrates Mobile MIMO
- Silvus Technologies Announces Commercial Availability of 802.11n PHY IP Solution
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI