Siemens PSE Design Services Group Joins OCP-IP
PORTLAND, ORE. — June 15, 2004 — Open Core Protocol International Partnership (OCP-IP) today announced that CES Design Services, a business unit of Siemens Program and System Engineering PSE, has become the latest to join the organization. CES Design Services provides professional services in the field of electronic design. Joining OCP-IP allows the design services group to enhance IP core reusability, reducing design time and lowering both cost and risk; they plan to use OCP in complex SoC designs, where CPU subsystems need to be customized for different applications in order to meet end customer needs and time-to-market requirements. The latter relies on true plug-and-play reuse of peripheral components.
OCP-IP is a leading industry association delivering a common standard for intellectual property (IP) core interfaces, or sockets, that facilitate “plug-and-play” System-on-Chip (SoC) design. OCP-IP members receive free training and support, free software tools and free documentation, enabling them to focus on the challenges of SoC design. Leveraging OCP-IP’s infrastructure eliminates the need to internally design, document, train and evolve a proprietary standard and support tools, freeing up critical resources for the real design work and providing enormous cost savings.
“We are committed to open standards that help make SoC designs more efficient and grow the industry as a whole,” said Johann Notbauer, technical director chip design at Siemens PSE. “OCP-IP has done a tremendous job in championing this cause, and we are proud to support their efforts.”
“An open standard that facilitates sharing of information is beneficial to the industry as a whole. The addition of CES Design Services to our extensive membership roster clearly illustrates that OCP has rapidly become the industry standard socket,” said Ian Mackintosh, president of OCP-IP. “We are delighted to have them on board.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) was announced in December 2001 to promote and support the open core protocol (OCP) as the complete socket standard that ensures rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], United Microelectronics Corporation [NYSE: UMC], Toshiba Semiconductor Group (including Toshiba America TAEC), Sonics, and other industry leading companies. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed core-centric protocol that comprehensively fulfills system-level integration requirements. The OCP facilitates IP core reusability and reduces design time and risk, along with manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is an Adoption Group of the VSI Alliance.
About Siemens
CES Design Services, a business unit of Siemens Program and System Engineering PSE, provides professional services in the field of electronic design to a worldwide customer base. CES’ Chip design center has great experience in digital SoC design with widely used processor cores like ARM, MIPS and PowerPC and bus architectures from OCP to AMBA. For more information, visit www.cesdesignservices.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Siemens joins Intel Foundry Services' EDA Alliance program
- OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
- EMA Design Automation to Spin-Off IP & Services Group to Enable Digital Transformation for the Entire CAD Industry
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms