Sidense Enjoys Best Quarter in its History
Company's 1T-OTP bookings at an all-time high; first customer licensed for TSMC 28nm process.
Ottawa, Canada – (January 18, 2012) – Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced its bookings over the quarter ending December 31, 2011, the first quarter of Sidense's Fiscal Year 2012, were the highest in the Company's history. Sidense has also licensed to customers the first commercially available 1T antifuse one-time programmable (OTP) non-volatile memory (NVM) macros at 28nm. This includes a customer using TSMC's 28nm HPL process.
This milestone quarter continues to demonstrate Sidense's growth and leadership as a major provider of secure and reliable OTP memory cores for a wide range of semiconductor products. In addition, the licensing of Sidense's OTP macros for TSMC's advanced 28nm process shows the acceptance of the Company's antifuse-based 1T-OTP for use in applications such as leading-edge mobile and media processors.
"As shown by the excellent booking results this quarter, along with the support shown by investors with the additional funding we received last quarter, Sidense continues to be a recognized leader in the embedded NVM market," said Xerxes Wania, CEO and President of Sidense. "We have a solid and aggressive OTP development roadmap for the advanced process nodes at 28nm and beyond and continue to work closely with TSMC to provide our customers with the OTP products they need."
Sidense's 1T-OTP products have met the rigid TSMC IP9000 Assessment criteria at the 180nm, 130nm, 110nm, and 90nm process nodes. In addition, Sidense's 65nm, 180BCD, 40nm and 28nm 1T-OTP are all in progress toward achieving IP9000 Assessment completion.
Sidense's products have won strong customer acceptance over a very broad range of process nodes and variants and seven out of the top 25 semiconductor companies (iSuppli 2010 ranking) use Sidense 1T-OTP-based products.
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 90 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 190 customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- NVM OTP XBC TSMC N7 1.8V
- NVM OTP XBC TSMC N6 1.8V
- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
- NVM OTP XBC TSMC N5 1.2V
Related News
- CEVA, Inc. Announces Fourth Quarter and Full Year 2022 Financial Results
- Synopsys Posts Financial Results for First Quarter Fiscal Year 2023
- Cadence Reports Fourth Quarter and Fiscal Year 2022 Financial Results
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2022 and Estimated First Quarter and Full Year 2023 Guidance
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs