SEGGER introduces new Open Flashloader for direct programming of any RISC-V system
January 12, 2021 -- SEGGER just released a new Open Flashloader for RISC-V systems. The template, which can be adjusted to fit any RISC-V system, allows engineers to write flash loaders which fit into just 2kB of RAM.
This enables J-Link debug probes to download directly and easily into the flash memory of a RISC-V Microcontroller or SoC. At the same time it provides a solution for mass production programming using the Flasher series of flash programmers.
These flash loaders work with any software supporting J-Link, from simple command line programs such as J-Link Commander, to debuggers such as GDB or SEGGER's Ozone, or more production-oriented utilities such as J-Flash, and development tools such as Embedded Studio. The J-Link GDB Server enables the use of GDB, Eclipse and any debugger supporting the GDB protocol.
When debugging with the J-Link Plus, Ultra+ or PRO models, an unlimited number of breakpoints in flash memory are available.
“We are seeing RISC-V gain more and more traction in the market, especially in China,” says Rolf Segger, founder of SEGGER. “Now even very small RISC-V systems can be programmed at blistering speed using SEGGER J-Link and Flasher. I think the convenience and performance of J-Link is industry leading, boosting developer productivity. With J-Link debugging and flash programming, a complete ecosystem of tools is available".”
Any qualified engineer can write a flash loader for J-Link and RISC-V, usually within a day or two. SEGGER also offers the service of writing flash loaders for particular devices where desired.
Proven flash loaders can be added to the J-Link software, so that they will simply work out of the box.
More information on J-Link Flasher loaders can be found here:
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- NEC Electronics Europe and Segger Introduce Integrated SoC Solution for Embedded Applications
- SEGGER Adds Support for SiFive's Coreplex IP to Its Industry Leading J-Link Debug Probe
- SEGGER presents RTOS, stacks, middleware for RISC-V
Latest News
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology
- Marvell Develops Industry’s First 2nm Custom SRAM for Next-Generation AI Infrastructure Silicon
- Arteris Accelerates AI-Driven Silicon Innovation with Expanded Multi-Die Solution
- Xylon Celebrates 30 Years of Innovation in Embedded Electronics
- Weebit’s operations unaffected despite situation in Middle East