Safety Without Security Is an Illusion in the Age of Autonomous Vehicles
The safety/security equation has changed, and in the era of autonomous, connected vehicles, trust must be engineered from silicon to cloud to ensure true resilience against both malfunction and malicious attack.
By Hassan Triqui, Secure IC
EETimes Europe | June 13, 2025
As the automotive industry pushes toward Level 4 and Level 5 autonomy, the convergence of functional safety and cybersecurity is no longer theoretical; it is operational. A malfunction may cause damage; a cyberattack may cause disaster. The two domains are now inextricably linked. There is no safety without security.
This new reality demands a fundamental redesign of the automotive value chain. Safety-critical systems cannot rely solely on isolated certifications or static design milestones. Security must be integrated from the chip level to the cloud—from the individual electronic control unit to the fleet level—because autonomous vehicles are not standalone machines; they are nodes in a hyperconnected, evolving ecosystem.
Trust must begin at the silicon level
Autonomous vehicles are effectively rolling data centers with real-time mission-critical functions. To ensure their integrity, hardware-based roots of trust must anchor the entire system. These hardware enclaves provide the foundational assurance needed to secure boot sequences, cryptographic operations, and isolation of sensitive processes.
As system architectures grow more complex, many next-generation automotive SoCs are adopting chiplet-based designs, bringing together modular silicon components within a single package. This evolution introduces new security requirements: Each chiplet must be individually authenticated during system boot and must maintain secure, verified communication with neighboring chiplets. Ensuring a trusted chain of custody among chiplets is essential to preserving end-to-end system integrity, especially in safety-critical domains such as braking, steering, or autonomous navigation.
To read the full article, click here
Related Semiconductor IP
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
Related News
- Imagination launches the MIPS I6500-F, CPU IP designed for safety-critical systems in an autonomous age
- Arbe Robotics Selects Synopsys' IP to Enable its High-Resolution Imaging Radar to Achieve the Highest Automotive Safety Level for Autonomous Vehicles
- Mentor introduces Tessent Safety ecosystem to meet IC test requirements of the autonomous vehicles era
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
Latest News
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
- Beijing tries to hinder diversification out of China
- Two ways of looking at the U.S. government 10% stake in Intel
- The FOSSI Foundation Announces the release of LibreLane, the successor to OpenLane
- DEEPX Signs 2nm Process Agreement with Samsung Foundry to Develop World’s First On-Device Generative AI Chip ‘DX-M2’