S3 Group Announces Latest Release to its RF and Mixed Signal IP Product Guide
DUBLIN – April 23rd, 2013 – S3 Group, a global independent developer of RF and Mixed-Signal IP, supplying Data Converter, RF, Power Management IP cores and subsystems and IC Design Services to OEMs, system vendors and semiconductor companies, has recently added a plethora of new products to its quarterly IP product guide. These new products include:
- Seven new silicon proven RF IP building blocks (baseband, power amplifier, mixers, LNAs)
- A new DC-DC controller released in TSMC 28nm
- Two new LDOs in Global Foundries 65nm
- A new 10-bit 1MS/s SAR ADC IP
- A new 16-bit Sigma Delta ADC for sensor applications
- A 12-bit 64MS/s ADC in TSMC 40nm GP
- A silicon proven 14-Bit 19MS/s Dual ADC in TSMC 0.18um
- A silicon proven 12-bit 20MS/s Dual DAC in TSMC 0.18um
- A silicon proven 10-Bit 162MS/s Triple DAC in TSMC 55nm GP
These products have applicability in a number of commercial products in multiple industry verticals including wireless and wireline communications, digital broadcasting, imaging, solar, and green energy.
“We are committed to adding new IP blocks to meet the differing needs of our diverse and global customer base on a regular basis as well as continuing to innovate at the lower process technology nodes. In addition to off-the-shelf IP S3 Group customizes IP to exact and very demanding specifications which can help our clients get to volume production quickly with high quality and high reliability” said Dermot Barry, VP Silicon, S3 Group.
Related Semiconductor IP
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 0.18µm 1.8V/3.3V Mixed Signal Process
- 256x16 Bits OTP (One-Time Programmable) IP, 256x16 Bits One Time Programmable Device SMIC 110nm 1.2V/3.3V Mixed Signal Generic Process
- 8Kx8 Bits OTP (One-Time Programmable) IP, X-FAB 0.18um XH018 Modular Mixed Signal Process
- 32x8 Bits OTP (One-Time Programmable) IP, VIS 0.25um 2.5V/3.3V Mixed Signal Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 110nm 1.2V/3.3V Mixed Signal HE Process
Related News
- Silicon & Software Systems (S3) announce availability of Mixed Signal IP for IEEE 802.11 IC Designs
- Mixed Signal IP from Silicon & Software Systems for Digital Video Broadcast (DVB) solutions selected by Micronas
- Atmel selects Mixed Signal IP from Silicon & Software Systems for CMOS Imaging Solutions
- S3 Mixed Signal IP Portfolio Tapes Out at 65nm
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack