RIVAI Launched China’s First Fully Self-Developed High- Performance RISC-V Server Chip
April 18, 2025 -- Recently, RIVAI officially unveiled its next-generation high-performance processor, Lingyu, in Qianhai, Shenzhen. As China’s first fully self-developed high-performance RISC-V server chip, Lingyu is up to international mainstream standards in computing power, energy efficiency, and interface configuration, making it suitable for scenarios such as high-performance computing (HPC), all-flash storage, and large open-source language models like DeepSeek.
Lingyu processor is built on RIVAI’s independently developed CPU core IP and on-chip network IP, achieving advanced out-of-order execution, high-speed data paths, and a mesh interconnect architecture. Through a co-optimization approach combining hardware-software co-design and process design, the chip introduces innovations across product engineering, EDA toolchain, physical design, and wafer manufacturing processes, significantly improving energy efficiency and reducing total cost of ownership (TCO).
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Egis Technology Partners with ASICLAND to Accelerate Global AI HPC Server Chip Deployment
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- SoftBank in talks to buy server chip firm Ampere
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
Latest News
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees
- EnSilica selected for UK CHERI Adoption Collective
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases