RIVAI Launched China’s First Fully Self-Developed High- Performance RISC-V Server Chip
April 18, 2025 -- Recently, RIVAI officially unveiled its next-generation high-performance processor, Lingyu, in Qianhai, Shenzhen. As China’s first fully self-developed high-performance RISC-V server chip, Lingyu is up to international mainstream standards in computing power, energy efficiency, and interface configuration, making it suitable for scenarios such as high-performance computing (HPC), all-flash storage, and large open-source language models like DeepSeek.
Lingyu processor is built on RIVAI’s independently developed CPU core IP and on-chip network IP, achieving advanced out-of-order execution, high-speed data paths, and a mesh interconnect architecture. Through a co-optimization approach combining hardware-software co-design and process design, the chip introduces innovations across product engineering, EDA toolchain, physical design, and wafer manufacturing processes, significantly improving energy efficiency and reducing total cost of ownership (TCO).
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- VyperCore plans 5nm RISC-V server chip and card
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions