RIVAI Launched China’s First Fully Self-Developed High- Performance RISC-V Server Chip
April 18, 2025 -- Recently, RIVAI officially unveiled its next-generation high-performance processor, Lingyu, in Qianhai, Shenzhen. As China’s first fully self-developed high-performance RISC-V server chip, Lingyu is up to international mainstream standards in computing power, energy efficiency, and interface configuration, making it suitable for scenarios such as high-performance computing (HPC), all-flash storage, and large open-source language models like DeepSeek.
Lingyu processor is built on RIVAI’s independently developed CPU core IP and on-chip network IP, achieving advanced out-of-order execution, high-speed data paths, and a mesh interconnect architecture. Through a co-optimization approach combining hardware-software co-design and process design, the chip introduces innovations across product engineering, EDA toolchain, physical design, and wafer manufacturing processes, significantly improving energy efficiency and reducing total cost of ownership (TCO).
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- Configurable RISC-V processor IP core
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
Related News
- VyperCore plans 5nm RISC-V server chip and card
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale