InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
October 22, 2024 -- InCore Semiconductors is manufacturing a six-core test chip using its proprietary generator technology and provides options for application-specific customizable cores for BLDC motors and smart-card systems, among others. The chip was built using the two core generators that InCore has, said CTO Neel Gala: Azurite and Calcite. He showed how variants of these cores could be generated automatically in order to demonstrate the stability of their technology, which is their key differentiator because it speeds up time-to-market for customers.
The test chip integrates various security IPs and peripherals, which have been demonstrated at SEMICON India with InCore running the Zephyr OS on it-a first for the RISC-V ecosystem. It provides flexibility akin to ARM M0, M1, and M2 cores, wherein users can achieve function toggling without issues.
Larger objectives of InCore involve working with startups on innovative projects and emerging technologies, in accordance with the design-linked incentive or DLI programme. It worked with one DLI-supported startup for coming up with energy meter products. It is working on another one, which deals with AI Chips for telecommunications and 5G/6G applications.
The DLI program has been instrumental in affording startups access to EDA tools, as this saves costs and enables focus on the development of products. Similarly, InCore is participating actively in the policy discussions not only on improving the conditions for better accessibility by startups but also on driving RISC-V adoption in such applications as home automation or next-generation computing.
Related Semiconductor IP
- All-In-One RISC-V NPU
- Configurable RISC-V processor IP core
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
Related News
- VyperCore plans 5nm RISC-V server chip and card
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Alchip Announces Successful 2nm Test Chip Tapeout
- What RISC-V Means for the Future of Chip Development
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale