InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
October 22, 2024 -- InCore Semiconductors is manufacturing a six-core test chip using its proprietary generator technology and provides options for application-specific customizable cores for BLDC motors and smart-card systems, among others. The chip was built using the two core generators that InCore has, said CTO Neel Gala: Azurite and Calcite. He showed how variants of these cores could be generated automatically in order to demonstrate the stability of their technology, which is their key differentiator because it speeds up time-to-market for customers.
The test chip integrates various security IPs and peripherals, which have been demonstrated at SEMICON India with InCore running the Zephyr OS on it-a first for the RISC-V ecosystem. It provides flexibility akin to ARM M0, M1, and M2 cores, wherein users can achieve function toggling without issues.
Larger objectives of InCore involve working with startups on innovative projects and emerging technologies, in accordance with the design-linked incentive or DLI programme. It worked with one DLI-supported startup for coming up with energy meter products. It is working on another one, which deals with AI Chips for telecommunications and 5G/6G applications.
The DLI program has been instrumental in affording startups access to EDA tools, as this saves costs and enables focus on the development of products. Similarly, InCore is participating actively in the policy discussions not only on improving the conditions for better accessibility by startups but also on driving RISC-V adoption in such applications as home automation or next-generation computing.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Chip Interfaces and Soliton Technologies jointly test their I3C Solution at MIPI Plugfest in Poland
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
Latest News
- GlobalFoundries and Qualinx demonstrate first European sovereign manufacturing flow for security‑critical semiconductors
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- Efinix® Launches Titanium Edge™ FPGA Family, Solving the Demanding Requirements of Edge AI
- Chips&Media Licenses Its Latest-Generation Video CODEC IP to Ambarella, Strengthening Strategic Collaboration in Global Edge and Physical AI Markets
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard