RISC-V Momentum Seen Growing in China
Andes, Gowin gear up cores, FPGAs
By Rick Merritt, EETimes (November 15, 2018)
SANTA CLARA, Calif. — Momentum is growing in China for RISC-V, according to reports from two vendors at an event here. Andes detailed six cores it currently sells and four more in the works using the open-source instruction set architecture, and GoWin demonstrated FPGAs using them.
Overall, RISC-V shipments are still tiny compared to those of rivals such as Arm, but growth of its adoption and ecosystem “is moving in the right direction,” said one market watcher.
“In China, pretty much every company is asking for RISC-V, and they think it should include everything” Arm cores have, said Charlie Su, chief technology officer for Andes, a Taiwan-based core vendor that does 30% of its business in the People’s Republic.
So far, Andes has 12 licensees worldwide for its RISC-V cores. Their uses range from storage servers and fingerprint recognizers to several AI apps, he said.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- RISC-V Solidifies Presence in China as Global Momentum Builds
- China Unyielding Ascent in RISC-V
- RISC-V Exceeding Expectations in AI, China Deployment
- SkyWater Launches Direct Multi Project Wafer (MPW) FastShuttle Program, Expanding Capabilities to Meet Growing Customer Momentum
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data