RISC-V Solidifies Presence in China as Global Momentum Builds
By Pablo Valerio, EETimes | July 11, 2025
The open standard RISC-V instruction set architecture is rapidly expanding its global footprint, with China emerging as a significant force in its development and adoption. The upcoming RISC-V Summit China 2025 in Shanghai underscores the nation’s burgeoning contributions to the ecosystem.
Andrea Gallo, CEO of RISC-V International, speaking in an interview with EE Times, remarked on the consistent global maturity of RISC-V, stating, “wherever we go in the world, we see the same level of maturity in adopting RISC-V, in working with RISC-V, the same level of technical expertise and contribution.”
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Momentum Builds on RISC-V European Adoption
- Yocto Project Welcomes RISC-V International as New Platinum Member, Expands Global Ecosystem and Leads with Cyber Resilience Act Preparedness
- China Unyielding Ascent in RISC-V
- RISC-V Exceeding Expectations in AI, China Deployment
Latest News
- Cadence Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs
- RaiderChip showcases the evolution of its local Generative AI processor at ISE 2026
- ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design
- Avery Dennison announces first-to-market integration of Pragmatic Semiconductor’s chip on a mass scale