RISC-V Solidifies Presence in China as Global Momentum Builds
By Pablo Valerio, EETimes | July 11, 2025
The open standard RISC-V instruction set architecture is rapidly expanding its global footprint, with China emerging as a significant force in its development and adoption. The upcoming RISC-V Summit China 2025 in Shanghai underscores the nation’s burgeoning contributions to the ecosystem.
Andrea Gallo, CEO of RISC-V International, speaking in an interview with EE Times, remarked on the consistent global maturity of RISC-V, stating, “wherever we go in the world, we see the same level of maturity in adopting RISC-V, in working with RISC-V, the same level of technical expertise and contribution.”
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- M31 Technology: Strong Momentum in Advanced Nodes as 2nm IP Adoption Accelerates – Steady Growth in H1
- Momentum Builds on RISC-V European Adoption
- Yocto Project Welcomes RISC-V International as New Platinum Member, Expands Global Ecosystem and Leads with Cyber Resilience Act Preparedness
Latest News
- Why ASIC Design Makes Sense for LLM-On-Device
- iSTART-TEK Obtained U.S. Patent, “Configurable Testing and Repair System for Non-Volatile Memory”
- RISC-V Solidifies Presence in China as Global Momentum Builds
- Tata Elxsi and Synopsys Collaborate to Accelerate Software-Defined Vehicle Development through Advanced ECU Virtualization Capabilities
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY