What’s on tap from RISC-V in 2025?
Interview with Andrea Gallo from RISC-V International.
By David Harold, Jon Peddie Research (February 24, 2025)
Andrea Gallo from RVI speaks to JPR’s David Harold about RISC-V’s future. RISC-V is moving towards further standardization with the RVA23 Profile, ensuring software compatibility while retaining flexibility. AI and HPC are key focus areas, with new matrix extensions optimizing workloads. Gallo sees hardware-software co-design as the future, reinforcing RISC-V’s customization advantage over legacy architectures.
RISC-V International is the global nonprofit organization that oversees the development, standardization, and promotion of the RISC-V instruction set architecture (ISA). It was originally established as the RISC-V Foundation in 2015 but later incorporated in Switzerland as RISC-V International in 2020 to encourage international participation and avoid geopolitical restrictions.
We met with RISC-V International Vice President of Technology Andrea Gallo to find out what to expect from RISC-V in 2025.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- DAC 2025: Towards Multi-Agent Systems In EDA
- RISC-V Solidifies Presence in China as Global Momentum Builds
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
Latest News
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
- SmartDV and Mirabilis Design Announce Strategic Collaboration for System-Level Modeling of SmartDV IP